International Journal of Advanced Research in Computer and Communication Engineering



NCDSPICE 2016





FPGA based Optimized Reconfigurable 29 Tap Fir Filter Design using Factored Canonic Signed **Digit Technique**

Cinimole K G

Principal, Govt. Women's Polytechnic College, Thiruvananthapuram

Abstract: This paper reveals design and realization of 28 order efficient Finite Impulse Response (FIR) with equiripple characteristics for digital audio signal processing. In this paper the factorized canonical signed digit (FCSD) representation have been used to express the filter coefficients which reduces the design complexity, delay and area of FIR filter. FCSD guarantees the optimality by replacing binary coefficients specified with add and shift operation. FIR filter has been designed on MATLAB using equiripple technique and further the filter is synthesized on XilinxISE9.2 for Spartan 3EXC3S500EFG320-4, VIRTEX2PXC2VP30FF1152-5 FPGA devices. .The FIR filter is simulated I/O of 16 and 32 bit precision on MATLAB platform and FPGA structure. The behavioral simulation is proposed in VHDL model. Using an equiripple method with fixed point data type offers reduction in cost and minimum power consumption.

Keywords: FIR, Equiripple, FCSD, Sparten3E XC3S500E, Virtex2P.

I. INTRODUCTION

or digital communication systems. A digital system is that digit of least number. FCSD is the coefficient which filters discrete as well as the input signal .There are representation of permissible digital sets. The work refers many Application fields of FIR filters are some of them in here gives the approaches of tap value selected for the are speech synthesis, digital audio, noise elimination, representation of binary and the FCSD representation. The speech recognition, Telecommunication, and other signal sampling rates are very high, and clock edges provides processing areas. FIR filters having exactly linear phase new sample input produces new sample output during the transients of finite duration. They require high order to have higher performance level, and provide better delay This paper introduces fully parallel FCSD technique FIR performance. Depending on the filter specifications the filter with proper design and schematics. According to the digital filters are designed to transmit the amount of data key design of the reduction in multipliers using add and within the desired frequency band according to the specifications of filter. The applications like portable digitized filter which requires higher data rate and low power consumption affects the performance of the system in terms of reliability in cost by reducing life time of batteries. This results challenging task for the requirement of power delay and improvement in the performance of area.

In this paper FIR filter is designed using of a technology realizing FCSD representation. The field programmable gate array (FPGA) made developments with higher The proposed design implementation on FPGA in a integration levels, By the equiripple approach the pass band and stop band noise can be reduced, and shapes the spectrum signal according to the usage The complexity exists in the filter because of coefficient multiplication operation The complexity can be reduced by presenting the coefficients of filters in FCSD (factorized canonical result on FPGA is analyzed in terms of speed and the signed digit) format. Factored canonical representation

In signal processing FIR plays an important role in analog makes reduction in cost by signed number of non zero analog to digital transition performance.

shift method are the basic blocks of the proposed digitized filter. Density is determined by the designing factor, and using FCSD multiplications are computed by minimum hardware requirements by using the help of a shift and add operation.

The digitized parallel adders implement the fundamental arithmetic units of the filter design with FIR filter using FCSD .To overcome the difficulties of speed and cost such an algorithm is required to reduce the no of adders in order to designed of a suitable structure.

distributed arithmetic mode. In higher order filters sufficient scope observed for more work in complexity reduction in the implemented FPGA .realization The work shows the design and implementation of parallel distributed Algorithm for FIR filter. The implementation utilization of areas. For high order filters, speed of fully

International Journal of Advanced Research in Computer and Communication Engineering



NCDSPICE 2016



National Conference on Digital Signal Processing, Information and Communication Engineering

Govt. Polytechnic College, Kasaragod Vol. 5, Special Issue 4, November 2016

parallel architecture equals 3 times faster than compared to conventional FIR filter .Audio signal processing in the proposed work aims to improve the signal quality in noisy environment. The spectral subtraction method is suitable for the audio noise. The principle behind the spectral subtraction is to estimate noise from the magnitude spectrum, then subtracted from the original signal when the phase remains the same in the spectrum .

Low pass method for audio signal processing introduces where spectrum divided into different bands for better effective noise reduction .The performance of fully parallel with suitable architecture in low pass FIR filter is needed to support an order of 28, and also to meet hardware requirements of VHDL .Since the analysis fully based on the filter builder of MATLAB supported by algorithms. The proposed work concluded that the symmetric structure of equiripple algorithm is the best solution for optimality. A filter having suitable architecture of order 28 which is necessary to fulfill hardware requirements, simulation, synthesis using VHDL. And VHDL designs are analyzed using different platforms like spartan3E, Virtex2P.

The rest of the paper is organized as follows: In Section I FIR filter overview and FCSD is covered in section II, section III includes FIR filter design on MATLAB, section IV comprises of hardware implementation, In section V Results and comparison, section VI concludes the complete paper.

1. FIR FILTER

Convolution operation performed in a digital filter In a digital FIR filter structure the canonic form means the having finit impulse response is called FIR filter. And also named as non recursive filter because of is not having any feedback. The equation is given by:

Y[n] = X[n] * H[n]

And the output can be described as

$$Y[n] = \sum_{k=0}^{\infty} H_k x (n-k)$$

Where H_k and N be the coefficient and length of FIR filter. Generally FIR system consists of two structures, Transpose form and Direct form. Besides this Direct form 1 is used for the design of the low pass filter. In this the product of filter coefficient and sampled signals and are combined together in an adder block. The realization of direct form FIR filter is called tapped – delay-line or transversal filters. For symmetry conditions the linear phase FIR system with the unit sample response satisfies the equation given below:

$$h[n] = \pm h (M-1-n)$$

Fig I: below shows the general diagram of FIR filter for direct form I structure.



Figure 1. The general FIR filter for Direct form -I

The filter is designed by equiripple method. The low pass digital filter designed by calculating the filter coefficients according to the order of filter, sampling frequency stop band frequency, pass band frequency, stop band attenuation etc. In general the computation amount and the power consumption proportional directly to the order of the filter. Filter coefficient can be fixed by using MATLAB.

The coefficients of the proposed filter are symmetric in nature .Which results in reduced power consumption and area. N is the filter order and N+1 is the word length which is equal to the number of coefficients .The rate of system complexity and the amount delay time corresponds to the filter order.

II. FACTORED CANONIC SIGN DIGIT ALGORITHM (FCSD)

the block representation. The choice of FCSD approach is always applied a trade- off between the fast convergence and the computational complexity. So an optimal technique is selected to achieve the desired performance. .A filter for audio application has been selected, designed, implemented on FPGA device..FCSD replaces the multiplier operations and using the add and shift operations. Using FDA tool The combined effect of CSD representation and the factorization of filter coefficients gives rise to a reduction of number of adder numbers further reduces the hardware cost. using FDA tool The usage of LUTs and embedded multipliers of target devices causes the effective utilization and enhances the speed and provide the efficient area but increase in delay. The problem of propagation delay can solve using barrel shifter and carry save adder. Fully parallel filters never share hardware on the basis of multiple clock cycles so higher grade of resources required.

The architecture of FCSD independent of the number of taps and are of non-zero digits in each tap which assigns arbitrarily. The aim of author was to improve the coefficient's precision and reduce the filter complexity

International Journal of Advanced Research in Computer and Communication Engineering



NCDSPICE 2016



Govt. Polytechnic College, Kasaragod Vol. 5, Special Issue 4, November 2016

without any change in the performance of filter. This Figure2 shows, the proposed FIR structure designed on results a high speed lowpass FCSD based FIR filters. MATLAB FDA Tool. The direct form symmetric structure which encoded with a less number of non-zero bits. Example

e:
$$y = 99*x$$

=(3*33)*x
= 011*100001 in binary form
= (10-1)* (100001) in CSD

Cost of FCSD = 2 adders, If we are using CSD or other algorithms the number of adders increases.

III. FIR FILTER DESIGN ON MATLAB

The key intension of the author to implement the filter design in hardware platform. The specifications of the FIR filter is

1. Defining specifications such as type, order, structure, pass band frequency, stop band frequency, attenuations. 2. Calculation of filter coefficient.

3. Application of FCSD algorithm among filter coefficient.

4. On target FPGA check the filter coefficients. Finally check the configured FPGA target SPARTAN 3eXC3S500E FG320-4, VIRTEX2PXC2VP30F F1152-5 for real.

Table 1 shows the specification parameters of the filter having 29 tap.

TABLE1. FIR filters design specifications.

ORDER	28
STRUCTURE	DIRECT FORM 1
RESPONSE	LOWPASS
DESIGN METHODS	EQUIRIPPLE
PASSBAND FREQUENCY	4KHz
STOPBAND FREQUENCY	7KHz
PASSBAND ATTENUATION	1dB
STOPBAND ATTENUATION	80dB



Fig 2 FCSD. Low pass Equiripple FIR filter magnitude response

Simply we can say that FCSD mainly a binary number gives the optimal result for cost effectiveness and area efficiency. The implementation automatically fully placed and routed with standard software on various devices of FPGA to realize the hardware preformance for a maximum frequency and cost effective device utilization for audio signal processing.



Fig 3. Phase response FCSD low pass Equiripple FIR filter.



Fig 4 Pole-Zero plot FCSD low pass Equiripple FIR Filter.

IV. HARDWARE IMPLEMENTATION

The proposed low pass FIR filter architecture implemented and described using VHDL synthesized on Xilinx ISE. exact measurements as well as the filter architecture are verified and tested by the behavioral modeling there are two parts to check first is the verification of state machine which goes through the exact states. The second one is to generate the correct output.

To attain the maximum frequency i.e., speed optimization at high grade the proposed FCSD based low pass FIR filter architecture intended to reduce the filter coefficient and thereby reducing the complexity of the structure of system without affecting the performance. For this a 29 tapped FIR filter architecture have been implemented in two different devices namely Spartan3E, Virtex2P,. The performance analysis on the basis of comparison with

International Journal of Advanced Research in Computer and Communication Engineering



NCDSPICE 2016



National Conference on Digital Signal Processing, Information and Communication Engineering

Govt. Polytechnic College, Kasaragod

Vol. 5, Special Issue 4, November 2016

which device is suitable for the design aspects (. hardware resources and speed) And the output is plotted.

Fig 4. Below shows the design utilization implementation with direct symmetric FIR filter. Plots in the fig 4. based on data sampled with FPGA.

Owned Develotion																																
Current Simulation Time: 1000 ns		0						200								400				600						8	00 					10
🛚 🙀 filter_in(15:0)	1	10											161	100	00								-	16	ih7F	FF				Ż	16h	000
🖬 🙀 filter_out(15:0)	1	16'_	100	(i))	Ņ	00	U)	000	(i)	00	ų,	Į)	10	Q				ihool			X	(0)	Į.	U)(00	U.	000	ÚŰ	(i)i		Ш	10
👌 file	0				Î				ſ	T		T		1																		
🗼 file	1				Ī		٦			1		T														Л						
👌 file	1				Ī		٦		I	1		T														Ι		T				٦
🗼 file	1				Ī		٦	Л				T														Л		T				٦
òl file	1						U		I																Π	Л						
👬 file	1				Ī	Γ	Π		Ī	Ī		T														T		Π				
👬 filter_out(9)	0				Ī		Ī				T	T												1		٦			ĪĪ			
🔥 filter_out(8)	1				Ī	T	Π			Π																Γ						
filter_out(7)	0			П	T		Π		I			1	1											1	1							
iller_out(6)	0					Π	T			1		T												T				Ī				T
ilter_out(6) م	1			Π			Γ	Π					1											Г	Π			T	Ī		Π	T
<pre>il filter_out(4)</pre>	0			U	I																				Π		Π					
<pre>il filter_out(3)</pre>	0					Л							Л											Л		1		I				Π
ilter_out[2]	1			U	I	U		Π			Π												U		Π							
<pre>il filter_out(1)</pre>	0			U			Л		I															1	Π	U						٦
<pre>inter_out(0)</pre>	0					I				Π																					T	Π
👌 tb_enb	1																															
10 oredana	0																															

FIG 5 FIR FILTER SIMULATION OUTPUT

V. RESULTS AND COMPARISON

The performance of two devices are obtained. The comparison made by According to the device utilization and maximum frequency produced.

Fig	6	Performance	comparison	of	SPARTAN3E,
VIR	ГЕХ	(2P			

Sl No	Logic utilization	SPARTAN3E	VIRTEX2P
1	Number of slices	45%	15%
2	Number of slice flip flop	5%	1%
3	Number of 4 input LUTs	40	13%
4	Number of bonded IOBs	15%	5
5	Number of GCLKs	4%	6%

Sl no	Performance	SPARTAN3E	VIRTEX2P
1	Number of Slices	2121 out of 4656 45%	2121 out of 13696 15%
2	Number of Slice Flip Flops	480 out of 9312 5%	480 out of 27392 1%

.,			
3	Number of 4	3743 out of	3743 out
3	input LUTs	9312 40%	27392 13%
4	Number of bonded IOBs	35out of 232 15%	35 out of 644 5%
	Number of	1 out of 24	1 out of
5	GCLKs	4%	16 6%

Fig 7. Shows the design summery of the two FPGA devices gives a clear cut in terms of device utilization spartan3E is better compared with virtex2P .In the proposed work29 tap low pass filter designed with the reduced hardware complexity with 80dB attenuation. From the timing comparison of two we can see that virtex 2P is better.

Fig 8 Timing Summary comparison:

Sl	Information	Implem	entation
no			
	Timing	SPARTAN	VIRTEX2P
	Summary:	3 E	
1	Minimum period	79.706ns	75.310ns
2	Maximum	12.546MHz	13.278MHz
	Frequency		
3	Minimum input	3.177ns	3.199ns
	arrival time		
	before clock		
4	Maximum		
	output required	4.283ns	3.997ns
	time after Clock		

Fig 8 shows the the comparison of timing summery between the two devices. Among them the maximum speed attained by Virtex2P.

Timing Summary: SPARTAN 3eXC3S500E FG320-4

Speed Grade: -4

Minimum period: 79.706ns (Maximum Frequency: 12.546MHz)

Minimum input arrival time before clock: 3.177ns Maximum output required time after clock: 4.283ns Maximum combinational path delay: No path found .

Timing Summary:, VIRTEX2PXC2VP30F F1152-5

Speed Grade: -5

Minimum period: 75.310ns (Maximum Frequency: 13.278MHz)

Minimum input arrival time before clock: 3.199ns Maximum output required time after clock: 3.997ns Maximum combinational path delay: No path found

International Journal of Advanced Research in Computer and Communication Engineering



NCDSPICE 2016

National Conference on Digital Signal Processing, Information and Communication Engineering

Govt. Polytechnic College, Kasaragod

Vol. 5, Special Issue 4, November 2016

in percent and speed in MHz Of the two devices in comparison mode.



Fig 9: BAR GRAPH OF DESIGN UTILISATION AND SPEED.

VI. CONCLUSION

This paper designs a29 tap optimal FIR filter using FCSD approach. The proposed optimal filter is designed add shift method and simulated on Spartan 3E, virtex2P, and basedXC3S500E FG320-4, XC2VP30 FF1152-5, and respectively. This concluded that by reduction in complexity and the maximum speed attained using each devices are 12.546MHz on spartan3E, 13.278MHz on virtex2P, The results obtained on FPGA device shows that filter designed on Spartan 3Eis producing best utilization factor as compared to virtex2P .In terms of speed filter designed on virtex2P is producing higher frequency as compared to Spartan3E.

ACKNOWLEDGEMENT

The author would like to thank her professors and colleague for their support and inspiration given for the completion of this research.

REFERENCES

- [1] Prachi kamble, Nyan Deote, Nitesh Wanjari, Prof.Suraj Gaikwad. "Implementation of FIR filters structure for audio applications using Xilinx system generator." International journal of Advanced Research Computer science and software Engineering Vol 5 Issue 1 Jan 2015.
- [2] M.M. Peiro, E.I.Boemo, and L.Wanhammar,"Design of high speed multiplier less filters using a nonrecursive signed common sub expression algorithm," IEEE Transaction Circuits System II, Vol 49, No. 3, Mar. 2002.
- Charles D Howard," Minimizing FIR FILTER designs [3] implemented in FPGA's utilizing minimized adder graph techniques," spring semester 2009.



- [5] J. Proakis and D. Manolakis. Digital signal processing, fourth edition, 2008
- [6] Neha geol and Ashuthosh Nandi, "Design of optimized FIR filter using FCSD representation." International journal of electrical and electronics Engineering Vol 2 spl issue 1. 2015.
- R. Mehra, S. Devi, "Area efficient and cost effective pulse shaping [7] filter for software radios". International journal of Ad hoc sensor and Ubiquitous computing IJAIUC Vol. II 2010.
- K. Priya, R. Mehra, "Area efficient design of FIR filter using [8] symmetric structure."International journal of Advanced Research in Computer and Communication 2012.
- R Mehra, G Saini, S Singh, "FPGA based high speed B journal of [9] Advanced CH encoder for wireless communication applications". Communication system and network technologies CSNT 2011 International.
- [10] R Mehra S Devi, "Efficient hardware co simulation of down converters for wireless communication system". International journal of VLSI design and communication systems (VLSICS) 1(2).

BIOGRAPHY



Cinimole K.G received her bachelor's degree in Electronics and Telecommunication Engineering from College Engineering of Thiruvananthapuram, Kerala, India, and pursuing the Masters of engineering degree in Electronics and

Communication Engineering from College of Engineering Thiruvananthapuram, Kerala, India. She is Principal in Government Women's Polytechnic College Kaimanam. Thiruvanaathapuram, under the department of Technical Education Kerala, India. Her current research and interests are in Digital Signal Processing and Signal Systems. She is a member of ISTE.